




Silicon Photonics For AI/HPC Optical Interconnects

Philippe Absil, Vice President

What is driving the silicon photonics market ?



Yole Développement Report November 2023, PIC dies revenue growth

- Other applications may emerge and drive the technology but ...
- ...today, Datacom / Telecom drives wafer demand towards 2028
- ...tomorrow, AI-driven Datacom I/O & CPO will emerge and drive by 2030-2032

Optical interconnects in AI/ML compute clusters

NDR IB or 400GbE
4Tb/s per server
8x 400G-SR4/DR4
+ DPU cards

Anatomy of an **H100** AI/ML Cluster


- 1 Exaflop AI perf
- >20TB HBM3 memory
- 70TB/s bi-sectional BW

OCP Global Summit 2022 - Nvidia

NVLink4
Up to 14.4Tb/s per server
18x OSFP (800G-SR8)
256 GPUs




[2023] 256 GPU Cluster:
24Tbps HBM bandwidth &
2.2Tbps compute + datacom network
bandwidth per GPU

Interconnect Bandwidth lagging behind Compute Capability




Amir Gholami, et. Al. "AI and Memory Wall", <https://medium.com/riselab/ai-and-memory-wall-2cb4265cb0b8>

Interconnect Landscape: Copper vs. Optical



Pluggable Optics are the only option for interconnects beyond 1m,
but have **2-4x orders worse interconnect performance** than board- or chip-level **Copper**


iSiPP: imec's Silicon Photonics Technology up to 200Gbps/lane



State-of-the-Art Silicon Photonics Platform
enabling next-generation **800G** and **1.6T Pluggable Optics**

Extending iSiPP: Example #1 - Integrating Light Sources



Standard iSiPP



Flip-Chip Bonding (FC)

Sequential bonding of
III-V Lasers or Amplifiers
with <500nm alignment accuracy

iSiPP with flip-chip bonded III-V laser



Joint Development
partners




<https://ieeexplore.ieee.org/abstract/document/9956863>

Adding **High-Power, Flip-Chipped III-V Lasers** to the **Si Photonics toolbox**

Extending iSiPP: Example #2 – scaling towards 400Gbps/lane




Standard iSiPP



Micro-Transfer Printing (MTP)

Semi-collective bonding of
non-Si thin-film devices
with <500nm alignment accuracy

iSiPP with Micro-Transfer Printing




MTP'ed LNTF modulators. Early prototype with >55GHz bandwidth



T. Vanackere, et al.,
CLEO 2023

Adding 100GHz Lithium-Niobate Modulators to the Si Photonics toolbox




European Consortia Driving Silicon Photonics Hybridization Supply Chain



PhotonDelta







Scaling Pluggable Optics




Hybridized SiPho technology will enable Pluggable Optics at 1.6T and 3.2T

Great, but what's next? Enter Co-Packaged Optics







- Bandwidth density target: 1 → 4Tbps/mm
- Power efficiency target < 5pJ/bit
- Error-free w/o FEC
- Lane rate: 16-64Gbps NRZ
- Wavelength Multiplexing 8 → 16 → 32-λ
- Wafer-scale 3-D packaging & assembly
- PCIe, CXL, UCLE, ... standards


Co-Packaged Optics: 3.2T → 6.4T → ...



Co-Packaged Optics is needed for Disruptive Scaling beyond Pluggable Optics


3D-enabled co-packaged optics

| | Scaled μ bumps (WLUF) | Embedded μ bumps | Die-to-Wafer Hybrid Bonding | Wafer-to-Wafer Hybrid bonding |
|---------------------------------|---|---|--|---|
| Pitch | $50\mu\text{m} \rightarrow 20\mu\text{m}$ | $40\mu\text{m} \rightarrow 5\mu\text{m}$ ($3\mu\text{m}$) | $20\mu\text{m} \rightarrow 3\mu\text{m}$ ($2\mu\text{m}$) | $3\mu\text{m} \rightarrow 0.5\mu\text{m}$ ($0.4\mu\text{m}$) |
| Die-to-die gap | $12\mu\text{m}$ | $4\mu\text{m}$ | $\sim 0\mu\text{m}$ | $\sim 0\mu\text{m}$ |
| Cross-section |  |  |  |  |
| Interface parasitic Capacitance | $\sim 60\text{fF} \rightarrow \sim 15\text{fF}$ | $\sim 40\text{fF} \rightarrow \sim 2\text{fF}$ | $\sim 10\text{fF} \rightarrow \sim 1\text{fF}$ | $\sim 2\text{fF} \rightarrow < 1\text{fF}$ |



Top Wafer/Die (EIC)


Bottom Wafer/Die (PIC)



3D/TSV enabled Co-Packaged Optics

Energy efficiency scaling with 3D bonding technology scaling with low capacitance

Co-Packaged Optics for ultra-low Power and Latency





Co-Packaged Optics is needed for Disruptive Scaling beyond Pluggable Optics


What Modulator For CPO & Interposer ?

Established Si-based Options

Micro Ring/Disk Modulator




160Gbps



Y. Tong et al., PTL 2020



Alternative Materials Options

Silicon-Organic




Courtesy W. Bogaerts

Ge/Si Electro-Absorption Modulator




224Gbps




D. Chan et al., JLT 2022

Pockels



Courtesy F. Ferraro



Optical Interconnects on the Interposer and Wafer




Optical Interposers for Chip-to-chip and Off-Package Interconnects
with the performance of short-reach Copper, at 100x Reach

Vision: Towards Optically Interconnected Systems-on-Wafer


Optically Interconnected System-on-Wafer



First 300mm wafer-level reticle-stitched interconnect waveguides (imec)





Measured Wafer-level Loop-back SiN Waveguides




300-mm wafer-level waveguides up to 56cm long,
with low all-in propagation loss (0.15dB/cm)

Vision: Towards Optically Interconnected Systems-on-Wafer


Optically Interconnected System-on-Wafer



300mm wafer populated with Collective Die-To-Wafer Cu-Dielectric Hybrid Bonding With Electrical & Optical Interfaces



Measured Wafer-level Distribution of Die-To-wafer Transition Loss



Die-to-Wafer Transition Loss <0.5dB

Takeaways

- AI/ML and HPC Systems are driving aggressive growth in optical networking
- State-of-the-Art Silicon Photonics enables 800G and first-gen 1.6T pluggable optics
 - Upcoming Hybridized Silicon Photonics platforms will enable pluggable modules up to 3.2T
- Co-Packaged Optics aims at a further 100x scaling of optical interconnect performance
 - Highly efficient and compact modulators will be required
- Optical Interconnects are likely to replace long-range Cu interconnects at the Interposer and Wafer level, Leveraging 3D-enabled Silicon Photonics



Thank You

Philippe Absil

Acknowledgments

Joris Van Campenhout and the imec silicon photonics team