

CS International 2023

Plasma Dicing of GaAs VCSELs

18th – 19th April 2022, Brussels, Belgium

Panasonic Connect Europe GmbH, Germany*¹

Panasonic Connect Co., Ltd., Japan*²

James Weber*¹, Toshiyuki Takasaki*²



Panasonic Corporation






Yuki Kusumi
Group CEO



Head Office	Kadoma City, Osaka, Japan
Sales	¥ 7,388.8 billion
Employees	approximately 240,000
Group Companies	532

*As of March 31, 2022



*attributable to Panasonic Corporation stockholders


FY2022 : Fiscal year ended March 2022

Panasonic Group Structure



Panasonic Corporation

- Corporate Strategy & Technology Sector
- Lifestyle Updates Business Division
- Automotive Company
- Entertainment & Communication Business Division
- Housing Systems Business Division
- **Connected Solutions Company**
- Industry Company
- Energy Company
- Operational Excellence Company



Company Overview



Company Name Panasonic Connect Co., Ltd.

Head Office Location Sumitomo Fudosan Shiodome Hamarikyu Bldg., 8-21-1 Ginza, Chuo-ku, Tokyo 104-0061, Japan

Tel +81-3-5565-8700

Web <https://connect.panasonic.com/en>

Foundation April 1, 2022

CEO Yasu Higuchi

Business Development, manufacture and sale of devices, and provision of solutions, including system integration, installation, maintenance and repair services for the supply chain, public service, infrastructure, and entertainment sectors.

Employees Approx. 28,500 (Japan: 12,500; Overseas: 16,000) (as of April 1, 2022)

Annual Sales JPY924.9 billion (FY2022)

Business Sites Japan: 13 (incl. 4 factories), affiliated companies: 11; overseas: 24 (as of April 1, 2023)

Panasonic Connect Europe – Business Areas



Panasonic Connect Europe GmbH
Managing Director Hiroyuki Nishiuma

MSBD – Mobile Solutions BD
Head: Daichi Kato



MEBD – Broadcast & ProAV BD
Head: Jan Markus Jahn / André Meterian



MEBD – Visual System BD
Head: Jan Markus Jahn / David Sempere



PFSE – Smart Factory Solutions
Head: Akira Yamashita




B&I – Business & Industry BU
Head: Shawn Aoki



Process Automation Business Division

Total solution for circuit formation
"Smart Manufacturing"



Surface mounting



Surface mounting for electronic circuit board

- Chip mounter
- Screen printer
- Insertion machine for lead component
- Insertion machine for odd-shape component

High-precision bonding



FPD Driver IC/FPC placement

COG bonder/FOG bonder

Key device placement

Die bonder/Flip chip bonder

High-precision processing



In this presentation

Etching and dicing

Dry etcher

Plasma dicer

Cleaning

Plasma cleaner




















Dry Etching

The background is a solid dark blue. A large, curved, lighter blue shape starts from the bottom left and curves upwards and to the right, ending near the top right. On the right side, there is a horizontal line. Above this line, a semi-circle is partially visible, extending from the right edge towards the center. The overall composition is minimalist and geometric.

Device/Technology trends to support 5G, IoT, AI

Market trends	5G, IoT, AI ~Data center, IoT device, AI chip~					
Device	CPU•GPU/Memory/ Image sensor	Power semiconductor	Optical communication	High frequency communication	RF module Filter+Switch+Amplifier	MEMS
Technology trend	○Broadband in chips• Low energy consumption•High speed signal transmission ○Mixture of different chips	○Use new material High power : SiC High speed : GaN	○Increase of communication capacity/speed, achieve low energy consumption and machine enlargement. ○Larger data center、Long distance and large capacity communication (Surface emission laser) ○5G frequency band、antenna with multiple elements (GaN HEMT、InP)		○Mixture of 4G/5G, increase frequency band ○ SAW : HAL structure (Hetero Acoustic Layer) ○ BAW : New piezo MEMS structure	○Rapidly increase RF MEMS market with 5G ○Expend use of sensor for IOT (angular velocity sensor, gyro sensor)
Market size/growth rate	2019:29M wafers 2025:43M wafers CAGR 7% 2019-2025	SiC/GaN 2019:\$630M 2025:\$3950M CAGR 35.8% 2019-2025	2020:\$1.1B 2025:\$2.7B CAGR 18.4% 2020-2025	2019:\$740M 2025:\$2B CAGR 12% 2019-2025	2020:\$15,215M 2025:\$25,398M CAGR 11% 2019-2025	2019:\$11.5B 2025:\$17.7B CAGR 7.4% 2019-2025
Advanced-PKG technology	Plasma dicing for 3D stacked device		Plasma dicing for compound		Plasma dicing for Wafer-on-Wafer structure	
	Panasonic equipment introduction		Dry Etching		Plasma Dicing	



Dry Etching Solutions for Compound Semiconductors

Machine/Specifications	Applicable Devices	
 <p>New APX300-S FS-ICP</p>	<p>Long MTBC*¹ ICP Process for Non-volatile materials Au / PZT / Pt for Piezo MEMS Magnetic film, Metal wiring for MEMS and Magnetic sensor Capacitor for compound</p>	<p>*¹ MTBC : mean-time-between-clean</p> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>Au</p>  </div> <div style="text-align: center;"> <p>NiCo</p>  </div> <div style="text-align: center;"> <p>NiFe</p>  </div> <div style="text-align: center;"> <p>Pt</p>  </div> </div>
 <p>APX300-S MSC-ICP</p>	<p>High Precision Multi-Spiral-Coil ICP Process GaAs High Frequency / Optronics (Recess, GaAs MESA, VIA) GaN High Frequency / Optronics (Recess, MESA, Isolation) InP Optronics (MESA, VIA) SiC Power (MESA, Trench, Etch. Back) Passivation (SiO₂, SiN, BCB, PI, etc.)</p>	<div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>GaAs MESA</p>  </div> <div style="text-align: center;"> <p>GaN Isolation</p>  </div> <div style="text-align: center;"> <p>SiC MESA</p>  </div> <div style="text-align: center;"> <p>GaAs VIA</p>  </div> <div style="text-align: center;"> <p>InP MESA</p>  </div> <div style="text-align: center;"> <p>BCB</p>  </div> </div>
 <p>APX300-S BM-ICP</p>	<p>High Density Plasma Process Si / SiC VIA for GaN HEMT All SiC trench process (SiO₂ mask, Trench, Etch-Back)</p>	<div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>SiC VIA</p>  </div> <div style="text-align: center;"> <p>Si VIA</p>  </div> <div style="text-align: center;"> <p>SiC total flow</p>  </div> <div style="text-align: center;"> <p>SiC Trench</p>  </div> </div>
 <p>APX300 Batch processing</p>	<p>Batch Processing for Mass-production LED (PSS, GaN MESA, GaN Isolation, SiO₂, etc.) SiO₂ mask etching, etc.</p>	<div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>PSS</p>  </div> <div style="text-align: center;"> <p>GaN MESA</p>  </div> <div style="text-align: center;"> <p>GaN Isolation</p>  </div> <div style="text-align: center;"> <p>SiO₂ Mask</p>  </div> </div> <div style="display: flex; justify-content: space-around; margin-top: 10px;"> <div style="text-align: center;">  <p>Φ4" x 7</p> </div> <div style="text-align: center;">  <p>Φ6" x 3</p> </div> </div>

APX300-S FS-ICP / Ashing & Rinse Chamber Specification

Characteristic

- FS-ICP plasma source:
 - Remove deposition at top plate by FS antenna
 - Achieve long MTBC for non-volatile materials**
 - Applying RF power to ICP and FS antenna
 - Achieve wide process window and stability
- Ashing / Rinse chamber:
 - Remove resist and prevent Cl·F corrosion** by in-line ashing/rinse



Device	Application	Example of processing		
Piezo MEMS	Au/PZT/Pt Piezo element, Insulation film	 PZT thick film 3.5µm	 Au	 0.4µm Pt/SBT/Ir /4layers capacitors
MEMS Magnetic sensor	Magnetic film, Metal wiring, Insulation film	 NiCo / NiFe	 Pt/Ir layered electrode	Etching rate Au $\geq 400\text{nm}/\text{min.}$ Pt $\geq 200\text{nm}/\text{min.}$ PZT $\geq 180\text{nm}/\text{min.}$
Si, Compound semiconductor	Capacitor			Uniformity within wafer $\leq \pm 5\%$ wafer to wafer $\leq \pm 1\%$

Stable Process can be achieved by using FS-ICP to remove deposition at top plate

APX300-S/APX300 Applications

Dry Etching Material		Device		
		Compound Semiconductor	Electric device	Silicon semiconductor
		Communication device, Optical device, LED	MEMS, sensor, Automotive device, SAW	Power device CMOS, FeRAM
Silicon	Deep-Si	-	●	●
Wiring material	Poly-Si, WSi, Diamond	●	-	●
Insulation film	SiO2, SiN, SiON	●	●	●
Protection film, resin	Polyimide, BCB	●	●	●
Compound	SiC	●	-	-
	GaAs, AlGaAs, InP, InSb, GaP	●	-	-
	GaN, AlGaN, InGaN	●	-	-
Metal	Al, AlSi, AlCu, AlSiCu, AlN, Ti, TiN, TiO2, W, Mo, Ru, Cr, Ta, ITO, HfO2, Ta2O5	●	●	●
	Au, Pt, Ir, Cu	●	●	●
Substrate • ferroelectrics • Magnetics	Sapphire (Al2O3), LiTaO3, LiNbO3	●	●	-
	PZT, SBT, STO, NiCo, NiFe	●	●	●






● : Experienced with APX300S / APX300

● : Experienced with APX300S

Plasma Dicing


The background is a dark blue gradient. A large, curved, lighter blue shape sweeps across the right side of the frame. In the upper right corner, there is a semi-circle in a bright cyan color.

Issues with Conventional Dicing Methods



Principle of Plasma Dicing


■ Mounted on FFC, Patterned




Wafer mounted on ring frame with tape



Transfer in Process Chamber




Transfer from Process Chamber



Fully singulated wafer by Plasma Dicing

■ Bosch Process (cycle etching)




Wafers mounted on ring frame with tape are diced without damage.


Special hardware and processes are key technologies.

Plasma Dicing Target Market

Thin and small chips are the target market of plasma dicing



Plasma Dicer APX300-DM (Dicer Module)









• APX300-DM has optimized elemental technologies for Plasma Dicing


• Configuration of APX300-DM Process Chamber

1. Enhanced ICP Plasma Source : High density and uniform plasma
2. Plasma Dicing ESC Electrode & Dicing Ring Cover
 - Patented Panasonic design enables the Plasma Dicing process to be performed on wafers mounted on ring frame with tape
 - Strong chucking force and cooling enables almost all dicing (DC) tape to be used.
 - Eliminates exposure of the tape and frame to plasma
3. Etching performance
 - **Process chamber that can use both Fluorine-based and Chlorine-based etching gasses. Compound Semiconductor etching is possible**
 - Multi layer dicing (SiO₂, SiN, DAF & Si) is possible
 - Si etching rate up to 35μm/min. $\leq \pm 3\%$

Plasma Dicing Solutions for Various Semiconductors

Machine/Specification	Applicable Devices			
<p>APX300-DM</p> 	<p>Compound Semiconductor, Small Chips, MEMS and R&D</p> <p>Material: Si / SiO₂ / SiN / SiCN / GaAs / GaN etc.,</p> <p>Wafer size: φ4 ~ 8inch wafer with frame for φ8inch φ12inch wafer with frame for φ12inch</p> <p>Max. chamber: 1ch (single chamber type)</p>	<p>■ Narrow street etching</p> <div style="display: flex; justify-content: space-around;"> <div data-bbox="1617 325 1821 396"> <p>Si dicing 5um X 175um</p>  </div> <div data-bbox="1847 325 2153 396"> <p>Si double line 10um X 220um</p>  </div> <div data-bbox="2178 325 2522 396"> <p>GaAs Plasma dicing 15um X 160um</p>  </div> </div> <p>■ Characteristic plasma etching</p> <div style="display: flex; justify-content: space-around;"> <div data-bbox="1617 782 2127 1220"> <p>Ball bump/Device-layer/Si</p>  <p>After Plasma dicing After Washing</p> </div> <div data-bbox="2178 782 2484 999"> <p>Si with DAF</p>  </div> <div data-bbox="2178 1035 2484 1320"> <p>GaAs smooth sidewall</p>  </div> </div>		
<p>New APX300-PD</p> 	<p>Memory (DRAM, NAND), Image Sensor, Logic</p> <p>Material: Si / SiO₂ / SiN / SiCN etc.,</p> <p>Wafer size: φ8~12inch wafer with frame for φ12inch</p> <p>Max. chamber : 4ch (multi chamber type)</p>			

Benefits of Plasma Dicing



No Damage & No Chipping

- Dicing of thin & fragile wafers w/o damage
- Possible to reduce the kerf margin
- Possible to dice with low device damage

High Productivity & Low CoO


- Parallel processing
- Narrow dicing width and kerf margin by elimination cracks increases the amount of dies

No Dust & No Particle

- Clean chemical etching process
- No mechanical dust, debris, vibrations, water pressure etc.
- Potential to reduce inspections


Variant Chip Shape & Layout

- Flexible die shapes and non-orthogonal layouts



Trends of VCSEL Market and Technology


VCSEL Structure



- VCSEL: Vertical Cavity Surface Emitting LASER
- Densely-packed laser 2D-array structure
 - Low power operation due to small size
 - Applications :
 - Laser Mouse, Laser Printer
 - Optical Communication
 - Interconnection between data centers
 - Sensing (ToF, Gesture, etc.)

Application Expansion


VCSEL Dicing Issues



- Conventional Methods (Blade or Laser Dicing)
- Physical & heat damage
 - Dust on chip
 - Wide dicing street width & kerf margin
 - Arsenic compound contamination water

Market requirements : Damage free, No dust No debris, less contaminated water, Improved yield per wafer
Panasonic provides a new dicing technology "Plasma Dicing"

Plasma Dicing Process Flow for VCSEL



-VCSEL Plasma Dicing Requirements

Mask Patterning

- Photo-lithography patterning on metal ring frame and tape
- Narrower street width ($\leq 30\mu\text{m}$) and narrower kerf margin

Plasma Dicing


- No physical/heat damage to chip
- Etching depth of GaAs $\geq 100\mu\text{m}$

Panasonic proposes the use of photo-lithography and Plasma Dicing integration for small chip VCSEL dicing.

Photo-lithography on GaAs Wafers with Ring Frame and Tape



→ Panasonic tested the photo-lithography

Sample : Novolak Photo Resist (PR), GaAs substrate, Polyolefin Dicing tape, $\Phi 200\text{mm}$ ring frame





Thick PR
High Aspect Ratio (A/R) Exposure

PR thickness = $14.6\mu\text{m}$
Dicing width = $6.3\mu\text{m}$
A/R = 2.3



PR Mask on VCSEL

PR thickness = $15.7\mu\text{m}$
Dicing width = $14.8\mu\text{m}$
Completely covered on VCSEL
device structure




No tape damage

Thin GaAs substrate
 $\Phi 2''$ up to $\Phi 8''$



Panasonic can perform photo-lithography on metal frame and tape. Coating, Alignment & Exposure and Development with ring frame and tape enable this technology to be applied on wafers from $\Phi 2''$ GaAs to $\Phi 8''$ GaAs

Results of GaAs Plasma Dicing: “Etching Profile Control”



Profile Control



Bowing



Vertical





Taper

• Etching profile can be controlled

85 deg. ~ 90 deg.

High A/R GaAs Dicing



Etching Depth : 127 μm

Dicing Width : 16 μm

A/R : 8

Profile : Vertical



Very high A/R process can be applied to GaAs VCSEL Plasma Dicing.

Results of GaAs Plasma Dicing

→ Panasonic tested the photo-lithography and Plasma Dicing

Sample : Novolak PR, GaAs substrate, Polyolefin Dicing tape, Φ 200mm metal ring frame

Condition : 1. Lithography (coat → pre-bake → exposure → develop → Post bake) to wafer with ring frame
2. Plasma Dicing



GaAs Etching Rate (E/R)	\geq	8.0 μ m/min.
E/R Uniformity @ 6inch	\leq	\pm 3.0%
GaAs:PR Selectivity	\geq	22
Etching profile		Vertical
Tape damage		None

- Possible to use Chlorine-based gas etching process without DC tape damage
- High GaAs etching rate and high PR selectivity was achieved
- Vertical etching profile was achieved

Typical Etching Speed of a GaAs Wafer

Example Parameters

4" or 6" wafer
150 μm thick
25 – 35 μm dicing streets
Au backside possible



~ 35 – 45 mins

Plasma Dicing time

Demo Centers in Osaka

■ Plasma Dicing Demo Center



Location: Osaka, Japan

Floor Space: 230m²

Wafer size: Φ 200mm up to Φ 300mm

Equipment: Plasma Dicer, Plasma Cleaner, Back-grinder, Photo-lithography, Laser Patterning, Measurement tools, etc.

■ Dry Etching Demo Center



Location : Osaka, Japan

Floor Space : 275m²

Wafer: Up to Φ 200mm or 340mm tray

Equipment: Dry Etcher, Plasma Cleaner, Measurement tools, etc.

Panasonic provides and supports customers with the “Total Solutions Approach” for Plasma Dicing and Dry Etching, together with our partners.

Conclusions and Acknowledgments

Dry etching for compound materials

Panasonic can propose etching solutions for various compound semiconductors.

Non-volatile material such as LT, LN, Au, etc. can be etched by New FS-ICP plasma source.

Plasma dicing for compound materials

Panasonic can propose Plasma Dicing technology to singulate GaAs VCSEL wafers.

Photo-lithography with metal ring and tape can be performed.

GaAs substrate can be fully cut by using Chlorine-based gases.

High-aspect-ratio GaAs Plasma Dicing process can be performed

Panasonic continues to improve Plasma Dicing technology for GaAs and we have expanded the application to other compound semiconductors such as GaN, etc.

Acknowledgments:

Thank you very much to EV Group for their ongoing support and cooperation.

Contact Information

Please visit us at our booth.

For more information in Europe, please contact our sales office:

Panasonic Connect Europe GmbH

Caroline-Herschel-Strasse 100
85521 Ottobrunn
Germany

(Near Munich)



James Weber

Senior Business Development Manager
Electronics Manufacturing Solutions

james.weber@eu.panasonic.com

Panasonic CONNECT



Visit our website

[Panasonic Microelectronics](https://www.panasonic.com/europe/microelectronics)

The image features a dark blue background with a grid of lighter blue squares. A large, semi-transparent blue circle is on the left side. The text 'Panasonic' is in white, and 'CONNECT' is in a bright blue color. The 'C' in 'CONNECT' is stylized with a white infinity symbol inside it.

Panasonic
CONNECT