


# Wafer Bonding: Technology That Enables $\mu$ LED Microdisplays

Dr. Anton Alexeev, Business Development Manager

**EVG** is an indisputable market leader in **wafer bonding**, a **key technology** for **μLED displays** manufacturing.

Our solutions go beyond bonding and enable many **μLED display** solutions for the industry leaders.




## Our Bonding Expertise

- Hybrid
- Adhesive
- Die to wafer
- Fusion
- Metal diffusion
- Temporary
- Plasma activated
- Wafer to wafer
- De-bonding

## Other Technologies

- Waveguides nanoimprint
- Wafer-level micro-optics
- Mass transfer

# EVG Enables Full Process of $\mu$ LED Displays Fabrication



# Outline

- Analysis of Micro-displays Manufacturing
  - Hybridization vs Monolithic Approach
  - Process flow examples
- Bonding Technology Demonstrators
  - No interlayer
  - Metal Interlayer
  - Insulating Interlayer
- EVG Unique Technologies
  - Substrates of Different Dimension
  - ComBond
  - Wafer Reconstitution
  - NanoCleave

# Microdisplay Manufacturing & Process Flow Examples


# μLED Micro Display Manufacturing Process



## Singulation First



Patterning




Transfer




Pitch <10μm is challenging

## EPI Transfer First



Transfer



Patterning



Commercialization is ongoing

## EPI growth on the backplane




Challenging due to CMOS-EPI processing temperature mismatch

## Control circuitry growth on top of a μLED array




Research is ongoing




The next slides exhibit a representative but not a full list of EVG technologies for  $\mu$ LED displays manufacturing. The process flows vary significantly company to company.

## 1. Epi Patterning + Etching, Deposition



## 2. Adhesive Bonding, Substrate Laser Lift Off



## 3. GaN etching, CMP



## 4. Etching, Annealing




Next step: mass transfer

EVG Technology	Application	Equipment
Optical lithography	Patterning of the EPI wafer to singulate the μLEDs	6XX IQ aligner
Spin & Spray coating	Adhesive coating	1XX
<b>Adhesive bonding</b>	EPI transfer + LED transfer	5XX 850 Gemini
Laser Lift Off	EPI substrate removal	850DB


μLED pixel process is the least complicated.

Nonetheless, advanced solutions with multiple selective-etched dielectric layers are common.


## 1. Adhesive bond, Metal aligned bond




## 2. Debonding



## 3. Adhesive bonding



## 4. Substrate LLO, Patterning + Etching



Next step: mass transfer


EVG Technology	Application	Equipment
<b>Ultra Thin Layer Transfer</b>	Substrate MOS Driver substrate	BondScale
NanoCleave	Alternative to Thinning and wet oxide etching	850DB
<b>Adhesive bonding</b>	EPI transfer + LED transfer	5XX 850 Gemini
Laser Lift Off	EPI substrate removal	850DB
<b>Metal Bonding</b>	Substrate MOS Driver substrate	5XX Gemini

Smart pixel process flow is more complicated and can require additional aligned bonding.


## 1. LED wafer reconstitution, planarization, patterning.




## 2. Reconstituted wafer planarization and patterning.



## 3. Hybrid bond



## 4. Carrier removal, optics, color conversion



Next steps: color conversion/integration

EVG Technology	Application	Equipment
Laser Lift Off	EPI substrate removal	850DB
Wafer Reconstitution	Utilization of 300mm frontend semiconductor processing	320
Hybrid bonding	Fine pitch bond of the μLED EPI wafer to the CMOS driver wafer	GEMINI FB
NIL	Optics formation	7XXX
Spin & Spray coating	Color conversion layer deposition	1XX




μDisplay manufacturing requires high precision alignment bonding to fulfill the fine pixel Pitch requirements.




# Bonding Technology Demonstrators

<b>No Interlayer</b>	Anodic	Pitch
	Fusion	2 $\mu$ m
	Hybrid	2 $\mu$ m

<b>Metal Interlayer</b>	Thermo-compression	5 $\mu$ m
	Solder-based Eutectic/TLP	30 $\mu$ m

<b>Insulating Interlayer</b>	Adhesive	30 $\mu$ m
	Glass frit	






	AuIn	CuIn	AuInSn	CuInSn	CuCu	CuCu	TiTi	SiSi
Bonding Temperature	180°C	180°C	150°C	150°C	180°C 200°C	RT	RT	RT
Remelt Temperature	450°C	450°C	>350°C	>350°C	NA	NA	NA	NA
Bonding Process	TLP	TLP	TLP	TLP	TC	Com Bond	Com Bond	Com Bond


# EVG Unique Technologies

# Heterogenous Wafers Bonding | Different Substrate Dimension

→ Bonding of wafers of different size enables seamless integration of EPI and CMOS wafers




\*LED applications



# ComBond®


- Oxide-free metal bonding
- Optical alignment in high vacuum
- Great for the process development phase
- Enabling new products and devices



- Room temperature heterogenous integration
- High vacuum encapsulation for leading-edge MEMS devices


# Oxide-Free Thermo-Compression Wafer Bonding

## Conventional Bonder (EVG®520IS)



Dragoi et al., *Microsyst Technol*, 18 (7-8), pp 1065–1075 (2012)


## EVG ComBond®



Hinterreiter et al., «Surface pretreated low-temperature aluminum-aluminum wafer bonding», *Microsyst Technol*, (2017)


## Bonding Materials

Si (100)	Si (100)
	Sapphire
	GaN
	Ge
	LiNbO <sub>3</sub>
	LiTaO <sub>3</sub>
	Mo
Si (111)	Si <sub>x</sub> N <sub>y</sub>
	Si (100) Si (111)
Si(SiO <sub>2</sub> )	Si
	Si(SiO <sub>2</sub> )
SiC (4H)	Si
	SiC (4H)
	Poly-SiC
Poly-SiC	Poly-SiC
GaAs	InP
	Si
	SiC
Au	Au
Cu	Cu
Al	Al
Ti	Ti




# Die to Wafer Bonding



### Edge Die




### 300mm 10x14 Dies



### Center Die




Excellent collective die to wafer bonding performance




# NanoCleave

# NanoCleave

- Enables silicon wafers as temporary carriers
- Laser debonding through silicon
- Nanometer precision
- Ultrathin ( $<10\mu\text{m}$ ) die and wafer processing



**Carrier DB interface**



**Device DB interface**

# Conclusions

- 73% wafer bonding market share
- Broad equipment portfolio up to 300 mm
- Excellent process know-how established over decades
- Process development services
- State-of-the-art application labs and cleanroom facilities

**Thank you!**