



### **Giving SiC a Superjunction**

Reza Ghandi GE Aerospace, USA

The information, data, or work presented herein was funded in part by the Advanced Research Projects Agency-Energy (ARPA-E), U.S. Department of Energy, under Award Number and DEAR0000674 DE-AR0001007 advised by Program Director Isik Kizilyalli. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.



#### **Future of SiC Medium-Voltage (MV) Applications**





CHALLENGE : SCALING SIC DEVICES TO ULTRAHIGH-VOLTAGE LEVELS for MV HIGH FREQUENCY SYSTEMS!

Giving SiC a superjunction, CS International Conference 2024, Reza Ghandi, GE Aerospace



- Introduction on SiC device options for scaling to medium voltage applications
- 4.5 kV SiC Charge-Balanced MOSFETs
- 3.5kV and 5kV Deep-Implanted SiC Super-Junction Devices
- Summary and Conclusion

#### SiC Device Options for Scaling to Medium Voltages



#### **Conventional Unipolar Devices**



#### **Super-Junction Devices**



 $R_{Drift} \sim BV^{1-1.3}$ 

 $R_{Drift} \simeq BV^{2.4}$ 

- High conduction loss at elevated temperatures
- limited to low current densities..... ~20A/cm<sup>2</sup>
- Marginally better than incumbent Si IGBTs in high frequency switching applications

**Complex fabrication process** 

- Multi-epitaxial growth: Limited to low voltage devices (thin epi)<sup>1</sup>
- Trench and re-fill: Suffer from crystallographic damages<sup>2</sup>

<sup>1</sup>T. Tanaka et al., 2018 IEEE Int. Electron Devices Meet., p. 8.2.1-8.2.4, 2019. <sup>2</sup>R. Kosugi et al., in 2019 31st ISPSD, 2019, pp. 39–42.



#### Approach 1 Charge-Balanced Devices



#### Approach 2 Deep-Implanted SJ Devices





# Approach 1

# SiC Charge-Balanced Devices





- New scalable drift region architecture
- Buried CB-regions can balance charges and behave as electric field dividers (similar to SJ devices)
  - Allowing increase of drift region doping for same breakdown voltage  $\rightarrow$  Lower conduction losses

#### SiC Charge-Balanced (CB) Technology





#### Fabrication Steps (1-5)

1<sup>st</sup> overgrowth

SiC epi

CB Layer



#### Starting material

• 10-12um n-type epitaxial layer (1x10<sup>16</sup> cm<sup>-3</sup>).

#### **Charge-Balanced (CB) Region**

• Shallow Al implantation in between growth runs to form buried CB regions.

#### **Deep Implanted P-Bus**

- Intermittent vertical P-type pillars (P-Bus) to avoid floating CB-regions
- Formed using high energy implantation (>20MeV) of Al (12um deep) to supply holes from P+ anode/source contact to buried CBlayers.

#### SiC Charge-Balanced (CB) Technology





Giving SiC a superjunction, CS International Conference 2024, Reza Ghandi, GE Aerospace

**Deep Implantation of SiC** 





- High energy ion implantation at the Tandem Van de Graaff facility at Brookhaven National Laboratory<sup>1</sup>.
- The accelerator offers 15-megavolt electrostatic acceleration and is ideal to form deep junctions in SiC.
- Low-dose high-energy implantation was done at room temperature.

<sup>1</sup>P. Thieberger, et.al, Nuclear Inst. and Methods in Physics Research B 442 (2019) 36–40



#### 4.5kV SiC CB MOSFET

#### **3D** Perspective View

#### **Cross Sectional SEM View**



CB Drift layer and standard MOSFET on the top

<sup>1</sup>R.Ghandi et.al. 2020 ISPSD, pp. 126-129.

Parallel to the MOSFET gate fingers		
Epi4 = 12um		← P Bus 3
Epi3 = 12um	Charge-Balanced layer 3	← P Bus 2
Epi2 = 12um	Charge-Balanced layer 2	← P Bus 1
Epi1 = 12um	Charge-Balanced layer 1	
Ž <sub>x</sub>		

#### Perpendicular to the MOSFET gate fingers

Epi4 = 12um	Charge-Balanced layer 3
Epi3 = 12um	Charge-Balanced layer 2
Epi2 = 12um	Charge-Balanced layer 1
Epi1 = 12um	
Ž, γ	

#### **Advantages of Charge-Balanced Process**

- Scalable: 1.2kV to >4.5kV
- Compatible with any power device
  - PiN or JBS diodes, MOSFETs (planar/non-planar), JFETs or BJTs







# <image>

- Deep implanted p-Bus process can enable SiC super-junction technology.
- Challenge:

Demonstration of high-density, high aspect ratio implanted n-pillars and p-pillars. Potential high-level of defects followed by multiple rounds of high-energy implantation.



# SiC Deep-Implanted Super-Junction Devices





#### **GE's 3.5kV Super-Junction JBS Diode**



#### **Epitaxial Over-growth**

- Two consecutive epitaxial overgrowth (12µm n-type 1x10<sup>15</sup> cm<sup>-3</sup>)
- Total Drift Layer Thickness 24µm

#### N-doped and P-doped SJ Pillars

- Intermittent vertical P-type and N-type pillars (5µm 1x10<sup>16</sup> cm<sup>-3</sup>)
- Formed using high energy implantation (>20MeV) of Al and N (12um deep)

# Standard top P+ JBS and JTE Implantation, activation anneal, metallization and surface passivation





#### **Forward and Reverse Characteristics**

Giving SiC a superjunction, CS International Conference 2024, Reza Ghandi, GE Aerospace



3.640 3.3400

2.6400 1.6400

#### Deep implantation of Al and N into SiC generates defects due to displacement of SiC atoms.

IV characteristics of SiC SJ-Diodes



Observable leakage for 1700 °C annealed diodes.

For RT deep implanted SJ devices, standard anneal temperatures is not sufficient in suppressing all the defects.

#### **Reciprocal Space maps (RSMs) from SXRCT**



#### Recovery of major damage at 2000 °C since strain in the samples are nearly uniform.

Z.Chen et.al, ECS Journal of Solid State Science and Technology, Volume 11, Number 6, 2022 (Stony Brook University)



#### **GE's 5kV Super-Junction MOSFETs (World's First!)**



#### **Epitaxial Over-growth**

- Three consecutive epitaxial overgrowth (12µm n-type 1x10<sup>15</sup> cm<sup>-3</sup>)
- Total Drift Layer Thickness 36µm

#### **N-doped and P-doped SJ Pillars**

- Intermittent vertical P-type and N-type pillars (5µm 1x10<sup>16</sup> cm<sup>-3</sup>)
- Formed using high energy implantation (>20MeV) of Al and N (12um deep)

#### Top MOSFET Implantation, activation anneal, metallization and surface passivation

#### SiC Deep Implanted Super-Junction MOSFETs





Giving SiC a superjunction, CS International Conference 2024, Reza Ghandi, GE Aerospace

20

• 3kV-5kV SiC Charge-Balanced and Super-Junction devices are

- breaking unipolar limit .
- Scalable processes and compatible to any other power devices.
- 3.5kV and 5kV deep-implanted SiC SJ JBS diodes and MOSFETs were successfully prototyped.
- High energy implantation of SiC require higher than typical anneal temperatures to suppress most of the defects.









The information, data, or work presented herein was funded in part by the Advanced Research Projects Agency-Energy (ARPA-E), U.S. Department of Energy, under Award Number DEAR0000674 and DEAR0001007 advised by Program Director Isik Kizilyalli. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.



## **Backup Slides**





#### **3kV SiC CB JBS Diode**

#### **3D Perspective View**



CB Drift layer and standard JBS on the top

#### **Cross Sectional SEM View**





3.3kV JBS diode: R<sub>on,sp</sub> (RT) = 4.3 mΩ-cm<sup>2</sup> R<sub>on,sp</sub> (150 °C) = 9.9 mΩ-cm<sup>2</sup>

40% improvement from SiC unipolar limit

R. Ghandi et.al, 2019 ISPSD pp. 179-182 .

#### **CB MOSFET Dynamic Characteristics**



#### Double-pulse inductive switching

2.8kV and 500A/cm<sup>2</sup>



- Noticeable turn-on delay (forward recovery loss) at room temperature
  - Charge transitions delay from top source contacts to buried CB regions
- The delay is dependent on the resistance of P-Bus pillar
  - Significantly improved at higher temperatures (higher ionization rate)



Total Switching loss at 2.8kV and 50A/cm<sup>2</sup>  $E_{Total}$  (RT) = 110 mJ/cm<sup>2</sup>  $E_{Total}$  (125 °C) = 95 mJ/cm<sup>2</sup>

70% improvement from 4.5kV Si IGBT<sup>1</sup> <sup>1</sup>5SMY 12L4500 ABB Datasheet



#### P-Bus design trade-off vs. switching loss (E<sub>Fwd,rec</sub>) in CB Diodes





- ~40% improvement in forward recovery loss by implementing smaller P-Bus pitch.
- However, results in 12% higher differential onresistance (smaller active area) and 15% decrease in breakdown voltage.





- High-energy implanted, single layer 2kV SiC SJ PiN diodes were fabricated as a first building block of deep-implanted SJ technology.
- SJ diodes result in breakdown voltages of >2100V (500V higher than the non-SJ diodes)<sup>1</sup>

<sup>1</sup>R. Ghandi, et.al, Mater. Sci. Forum, vol. 1062, pp. 477–481, 2022.



#### Reverse Recovery Characteristics (450A/cm<sup>2</sup> and 600V)



- Fast recovery SiC SJ JBS diode.
- No change in the turn-off current and voltage waveforms from room temperature to 150°C
- Total capacitive charge is estimated to <700 nC/cm<sup>2</sup>.