

# Revolutionizing Architecture and Components for New Generation Energy-Efficient High-Density Photonic Integrated Coherent Transceivers

Tomoyuki Akiyama<sup>1,2</sup>, Yohei Sobu<sup>1,2</sup>, Shinsuke Tanaka<sup>1,2</sup>,  
Hisao Nakashima<sup>2</sup>, and Takeshi Hoshida<sup>2</sup>


<sup>1</sup>PETRA   <sup>2</sup>Fujitsu Ltd.

PETRA

FUJITSU

# Network Evolutions Toward 2030's

Before 2020




# Network Evolutions Toward 2030's


PETRA FUJITSU

Toward 2030's

Latency-Sensitive Applications  
Accelerating Decentralization  
of Computing Resources



# Trend of Pluggable Transceiver Power Efficiency PETRA FUJITSU



# **New Generation Transceiver Architecture**

# New Generation Transceiver Architecture


PETRA FUJITSU

**DSP**  
Digital Electronics

**Si Photonics**  
Analog Optics


Old

New



## Benefits : Drastic Reduction of Power Consumption

D/A & E/O Conversion Loss $\downarrow \Rightarrow$  Light Source & Modulator Driver Power $\downarrow$






## Benefits : Drastic Reduction of Power Consumption


D/A & E/O Conversion Loss↓  $\Rightarrow$  Light Source & Driver Power↓

DAC Bit Count,  $N \downarrow 5 \rightarrow 2 \Rightarrow$  DAC Power Consumption↓  $1/8\times (\propto 2^N)$

Old



New






## Benefits : Drastic Reduction of Power Consumption

D/A & E/O Conversion Loss↓  $\Rightarrow$  Light Source & Driver Power↓

DAC Bit Count,  $N \downarrow 5 \rightarrow 2 \Rightarrow$  DAC Power Consumption↓  $1/8\times (\propto 2^N)$

DAC PAPR↓  $10 \rightarrow 4$  dB  $\Rightarrow$  DAC S/N↑  $+6$  dB  $\Rightarrow$  ADC Noise Margin↑  $\Rightarrow$  ADC ENOB↓  $\Rightarrow$  ADC Power Consumption↓



## Benefits : Drastic Reduction of Power Consumption

D/A & E/O Conversion Loss↓  $\Rightarrow$  Light Source & Driver Power↓

DAC Bit Count,  $N \downarrow 5 \rightarrow 2 \Rightarrow$  DAC Power Consumption↓  $1/8\times (\propto 2^N)$

DAC PAPR↓  $10 \rightarrow 4$  dB  $\Rightarrow$  DAC S/N↑  $+6$  dB  $\Rightarrow$  ADC Noise Margin↑  $\Rightarrow$  ADC ENOB↓  $\Rightarrow$  ADC Power Consumption↓

Power Consumption for Electrical Spectrum Shaping Eliminated

## Benefits : Drastic Reduction of Power Consumption

D/A & E/O Conversion Loss↓  $\Rightarrow$  Light Source & Driver Power↓

DAC Bit Count,  $N \downarrow 5 \rightarrow 2 \Rightarrow$  DAC Power Consumption↓  $1/8\times (\propto 2^N)$

DAC PAPR↓  $10 \rightarrow 4$  dB  $\Rightarrow$  DAC S/N↑  $+6$  dB  $\Rightarrow$  ADC Noise Margin↑  $\Rightarrow$  ADC ENOB↓  $\Rightarrow$  ADC Power Consumption↓

Power Consumption for Electrical Spectrum Shaping Eliminated

## Concerns to be Addressed :



Loss↑ by Optical Spectrum Shaping  $\Rightarrow$  Compensated by DAC Loss↓ (PAPR↓)  
(+ Only Slight ↑ of Light Source & Driver Power)

Loss↑ by Optical (De)Multiplexing  $\Rightarrow$  Loss↓ by CAT Technology

# **Novel Technologies Developed for New Generation Transceiver Architecture**


# E/O & D/A Conversion (Optical DAC)

Transmitter




Y. Sobu et al. '22  
DOI : 10.1364/OFC.2022.M1D.4


CMOS Binary Drivers Used for Power Efficiency (2 pJ/bit)



# Spectrum Shaping & Multiplexing





Autonomous Correction of Fabrication Error Intrinsic to Si Photonics



Nyquist(-like) Shaping with Reduced DAC Bit Count ( $5 \rightarrow 2$ ) for Drastic DAC Power Reduction ( $1/8 \times$ )  
Drastically Reduced Multiplexing Loss ( $6 \rightarrow 2$  dB for 4 Ports,  $9 \rightarrow 3$  dB for 8 Ports, Compared to Couplers)



# Demultiplexing





T. Akiyama et al. '21  
DOI : 10.1364/OE.410379

Drastically Reduced Demultiplexing Loss (6 → 2 dB for 4 Ports, 9 → 3 dB for 8 Ports, Compared to Couplers)





# Demultiplexing



## An Example for 1<sup>st</sup> Order 32 Ports for Low Spectrum Efficiency in O-band WDM

# Demultiplexing



An Example for 1<sup>st</sup> Order 32 Ports for Low Spectrum Efficiency in O-band WDM

## New Generation Transceiver Architecture Based on Optical DAC and CAT Technology for Capacity Scaling Toward Decentralized Computing Era

### 1 Use of Parallelism to Reduce Light Source & Driver Power Consumptions

D/A & E/O Conversion Losses Reduced  
Combining & Splitting Losses Reduced by CAT Technology

### 2 Offloading DSP Spectrum Shaping into Optics by CAT Technology to Reduce DAC & ADC Power Consumptions

DAC Bit Count  $\downarrow$  5  $\rightarrow$  2  $\Rightarrow$  DAC Power Consumption  $\downarrow$  1/8x  
DAC Noise  $\downarrow$  -6 dB  $\Rightarrow$  ADC Power Consumption  $\downarrow$  (ENOB  $\downarrow$ )  
Loss Compensated by PAPR  $\downarrow$  10  $\rightarrow$  4 dB & Only Slight  $\uparrow$  of Light Source & Driver Power

### 3 Power Efficient Optical D/A Converter

This presentation is based on results obtained from a project, JPNP16007, commissioned by the New Energy and Industrial Technology Development Organization (NEDO).