Speeding VCSEL Feedback

S. Shutts[1], J. Baker[1], C. P. Allford[1], S. Gillgrass[1], J. I. Davies[2], P. M. Smowton[1,3]

[1] Future Compound Semiconductor Manufacturing Hub, School of Physics and Astronomy, Cardiff University, Cardiff, UK, CF24 3AA

[2] IQE plc, Pascal Close, St Mellons, Cardiff, UK, CF3 0LW

[3] Institute for Compound Semiconductors, School of Physics and Astronomy, Cardiff University, Cardiff, UK, CF24 3AA

April 17th 2024

Engineering and Physical Sciences Research Council

bakerj19@cardiff.ac.uk

South Wales CS Cluster

Source: Photonics Leadership Group (PLG), UK Photonics 2023

Welsh Government

Cardiff Capital Region

Microchip
Monmouthshire, NP26 5YW

Swansea University
Swansea, SA2 8PP

Cardiff, CF3 0LW
CSC

Cardiff University
Cardiff, CF24 4HL

KLA
Newport, NP18 2TA

MicroLink Devices UK
Swansea, SA12 7AX

Rockley Photonics
Cardiff, CF24 4HL

IQE
Newport, NP10 8BE

CSA Catapult
Newport, NP10 8BE

Strength in Places Fund – CSconnected Project Partners

Source: CS Connected Annual Review 2023

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Institute for Compound Semiconductors

- Housed at Cardiff University's Translational Research Hub
- 12 process engineers/technicians
- Open access facility
- 200 mm (8-inch) capability
- 1350 m^2 clean room
- Bridging the gap between R&D and industry

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Outline

- Motivation
- Quick VCSELs (QuickSELs)
- Device Qualification
- Wafer-Scale Analysis
- Conclusion

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Outline

- Motivation
- Quick VCSELs (QuickSELs)
- Device Qualification
- Wafer-Scale Analysis
- Conclusion

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

VCSEL Product Development Cycle



Cycle of roughly 8 months*

**Adapted from: VCSEL Industry: Communication and Sensing, First Edition. B. D. Padullaparthi, J. A. Tatum and K. Iga. Published 2022 by John Wiley & Sons, Inc. Image Copyright© Photonics Components DFM Ltd.*

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

VCSEL Product Development Cycle



2 – 3 MONTHS FOR FEEDBACK ON EPITAXIAL STRUCTURE

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

VCSEL Product Development Cycle

Need for a Quick-VCSEL structure which reduces processing time whilst preserving device performance

Assess quality & uniformity of epitaxial material through wafer-scale testing of QuickSELs

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Outline

- Motivation
- Quick VCSELs (QuickSELs)
- Device Qualification
- Wafer-Scale Analysis
- Conclusion

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Typical VCSEL Structure



Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

The QuickSEL



Total processing time – 24 hours

(vs 24-36 hours per mask layer for a full high performance VCSEL = up to 16.5 days for some structures)

"VCSEL Quick Fabrication for Assessment of Large Diameter Epitaxial Wafers," IEEE Phot. J, 14, 3, 1-10, (2022), doi:10.1109/JPHOT.2022.3169032.

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

QuickSEL Device Variations

Market	Requirements	Growth	Device	Where?
Sensing/LiDAR	High-power	Doped substrate	Global N	[1]
Atomic clocks/magnetometers	Single-mode Narrow linewidth	Anti-phase cap	Phase Cap-Etch	This work
Datacom	High-frequency modulation	Semi-insulating substrate	Co-Planar N	This work

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

QuickSEL Device Variations

Market	Requirements	Growth	Device	Where?
Sensing/LiDAR	High-power	Doped substrate	Global N	[1]
Atomic clocks/magnetometers	Single-mode Narrow linewidth	Anti-phase cap	Phase Cap-Etch	This work
Datacom	High-frequency modulation	Semi-insulating substrate	Co-Planar N	This work

[1] "VCSEL Quick Fabrication for Assessment of Large Diameter Epitaxial Wafers," IEEE Phot. J, 14, 3, 1-10, (2022), doi:10.1109/JPHOT.2022.3169032.

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

QuickSEL Device Variations

Market	Requirements	Growth	Device	Where?
Sensing/LiDAR	High-power	Doped substrate	Global N	[1]
Atomic clocks/magnetometers	Single-mode Narrow linewidth	Anti-phase cap	Phase Cap-Etch	This work
Datacom	High-frequency modulation	Semi-insulating substrate	Co-Planar N	This work

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

QuickSEL Device Variations

3D Sensing/LiDAR



Atomic Clocks/Magnetometers



Datacom



Device	Processing Time (Hours)
Global N-Contact	24
Phase Cap-Etch	28
Co-Planar N-Contact	30
Full High-Performance Datacom	**264***

*Assumes 11 mask layers and 24 hours per mask layer as detailed in *VCSEL Industry (2022)*

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Wafer Diameters

100 mm (4-inch)

150 mm (6-inch)

200 mm (8-inch)



Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Wafer Diameters

Datacom/Atomic Sensing

100 mm (4-inch)

150 mm (6-inch)

200 mm (8-inch)



3D Sensing/LiDAR

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Outline

- Motivation
- Quick VCSELs (QuickSELs)
- **Device Qualification**
- Wafer-Scale Analysis
- Conclusion

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Test Setup



Pulsed current source & oscilloscope

CW source-measure unit

Calibrated power meter

Integrating sphere

Low noise spectrograph

High-resolution spectrometers

Fibre tap

Chuck temperature control (up to 200°C)

CARDIFF UNIVERSITY
PRIFYSGOL CAERDYDD
UKRI Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Device Qualification

Adapt QuickSEL device structure **to allow wafer-scale analysis** of anti-phase structures and structures on semi-insulating substrates

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

QuickSEL Device Variations

Market	Requirements	Growth	Device	Where?
Sensing/LiDAR	High-power	Doped substrate	Global N	[1]
Atomic clocks/magnetometers	**Single-mode Narrow linewidth**	**Anti-phase cap**	**Phase Cap-Etch**	**This work**
Datacom	High-frequency modulation	Semi-insulating substrate	Co-Planar N	This work

[1] "VCSEL Quick Fabrication for Assessment of Large Diameter Epitaxial Wafers," IEEE Phot. J, 14, 3, 1-10, (2022), doi:10.1109/JPHOT.2022.3169032.

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Phase Cap-Etch QuickSEL





Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Phase Cap-Etch QuickSEL





Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

QuickSEL Device Variations

Market	Requirements	Growth	Device	Where?
Sensing/LiDAR	High-power	Doped substrate	Global N	[1]
Atomic clocks/magnetometers	Single-mode Narrow linewidth	Anti-phase cap	Phase Cap-Etch	This work
Datacom	**High-frequency modulation**	**Semi-insulating substrate**	**Co-Planar N**	**This work**

[1] "VCSEL Quick Fabrication for Assessment of Large Diameter Epitaxial Wafers," IEEE Phot. J, 14, 3, 1-10, (2022), doi:10.1109/JPHOT.2022.3169032.

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Co-Planar N-Contact QuickSEL





Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Co-Planar N-Contact QuickSEL





Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Co-Planar N-Contact QuickSEL





Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Co-Planar N-Contact QuickSEL





Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Outline

- Motivation
- Quick VCSELs (QuickSELs)
- Device Qualification
- **Wafer-Scale Analysis**
- Conclusion

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Wafer-Scale Analysis – λ





Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Wafer-Scale Analysis – J_{th}





Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Wafer-Scale Analysis – J_{th}





Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Wafer-Scale Analysis – Gain Peak Detuning







Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

200 mm Wafer Development





Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

VCSELs on Germanium (thermal performance vs GaAs)





Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

VCSEL Product Development Cycle



2 – 3 MONTHS FOR FEEDBACK ON EPITAXIAL STRUCTURE

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

VCSEL Product Development Cycle



2 – 3 month cycle for feedback to epitaxy is **halved**

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Conclusion

Quick VCSELs (QuickSELs) which work for sensing/LiDAR, atomic clocks & magnetometers, and datacom applications

Total device processing time varies between 24 – 30 hours (versus 24 hours per mask layer)

Significantly reduces time required for feedback of VCSEL performance to epitaxy

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Acknowledgements

Device fabrication was carried out by the European Regional Development Fund (ERDF)-funded Institute for Compound Semiconductors (ICS) at Cardiff University.

This work was supported in part by:

- Engineering and Physical Sciences Research Council (EPSRC) Future Compound Semiconductor Manufacturing Hub, under Grant EP/P006973/1
- European Regional Development Fund through SMART Expertise Project ATLAS, under Grant 82371.
- UKRI Strength in Places Fund, under Project 107134.
- Innovate UK QFoundry project.

Supplementary Info

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

QuickSEL – Initial Qualification





Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

QuickSEL – Initial Qualification



Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

In-Phase vs Anti-Phase



Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

In-Phase vs Anti-Phase



Advantageous for mode control

Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk

Phase Cap-Etch



From Haglund et al, IEEE PHOT. TECH. LET., 16, 2 (2004)

As-grown

λ/4 etch



Engineering and Physical Sciences Research Council
bakerj19@cardiff.ac.uk