

Speeding VCSEL Feedback

S. Shutts¹, J. Baker¹, C. P. Allford¹, S. Gillgrass¹, J. I. Davies², P. M. Snowton^{1,3}

¹ Future Compound Semiconductor Manufacturing Hub, School of Physics and Astronomy, Cardiff University, Cardiff, UK, CF24 3AA


² IQE plc, Pascal Close, St Mellons, Cardiff, UK, CF3 0LW

³ Institute for Compound Semiconductors, School of Physics and Astronomy, Cardiff University, Cardiff, UK, CF24 3AA



April 17th 2024

South Wales CS Cluster



Strength in Places Fund – CSconnected Project Partners

Source: CS Connected Annual Review 2023

Institute for Compound Semiconductors

- Housed at Cardiff University's Translational Research Hub
- 12 process engineers/technicians
- Open access facility
- 200 mm (8-inch) capability
- 1350 m² clean room
- Bridging the gap between R&D and industry



Motivation

Quick VCSELs (QuickSELs)

Device Qualification

Wafer-Scale Analysis

Conclusion

Motivation


Quick VCSELs (QuickSELs)

Device Qualification

Wafer-Scale Analysis


Conclusion

VCSEL Product Development Cycle



**Adapted from: VCSEL Industry: Communication and Sensing, First Edition. B. D. Padullaparthi, J. A. Tatum and K. Iga. Published 2022 by John Wiley & Sons, Inc. Image Copyright© Photonics Components DFM Ltd.*

VCSEL Product Development Cycle



**2 – 3 MONTHS FOR FEEDBACK
ON EPITAXIAL STRUCTURE**

VCSEL Product Development Cycle

Need for a Quick-VCSEL structure which reduces processing time whilst preserving device performance

Assess quality & uniformity of epitaxial material through wafer-scale testing of QuickSELS

Motivation


Quick VCSELs (QuickSELs)

Device Qualification


Wafer-Scale Analysis

Conclusion

Typical VCSEL Structure



The QuickSEL



Total processing time – 24 hours

(vs 24-36 hours per mask layer for a full high performance VCSEL = up to 16.5 days for some structures)

QuickSEL Device Variations

Market	Requirements	Growth	Device	Where?
Sensing/LiDAR	High-power	Doped substrate	Global N	[1]
Atomic clocks/magnetometers	Single-mode Narrow linewidth	Anti-phase cap	Phase Cap-Etch	This work
Datacom	High-frequency modulation	Semi-insulating substrate	Co-Planar N	This work

QuickSEL Device Variations

Market	Requirements	Growth	Device	Where?
Sensing/LiDAR	High-power	Doped substrate	Global N	[1]
Atomic clocks/magnetometers	Single-mode Narrow linewidth	Anti-phase cap	Phase Cap-Etch	This work
Datacom	High-frequency modulation	Semi-insulating substrate	Co-Planar N	This work


[1] "VCSEL Quick Fabrication for Assessment of Large Diameter Epitaxial Wafers," IEEE Phot. J, 14, 3, 1-10, (2022), doi:10.1109/JPHOT.2022.3169032.

QuickSEL Device Variations


Market	Requirements	Growth	Device	Where?
Sensing/LiDAR	High-power	Doped substrate	Global N	[1]
Atomic clocks/magnetometers	Single-mode Narrow linewidth	Anti-phase cap	Phase Cap-Etch	This work
Datacom	High-frequency modulation	Semi-insulating substrate	Co-Planar N	This work

QuickSEL Device Variations


3D Sensing/LiDAR



Atomic Clocks/Magnetometers



Datacom




Device	Processing Time (Hours)
Global N-Contact	24
Phase Cap-Etch	28
Co-Planar N-Contact	30
Full High-Performance Datacom	264*

*Assumes 11 mask layers and 24 hours per mask layer as detailed in *VCSEL Industry (2022)*

Wafer Diameters

100 mm (4-inch)



150 mm (6-inch)




200 mm (8-inch)



Wafer Diameters

Datacom/Atomic Sensing


100 mm (4-inch)



150 mm (6-inch)



200 mm (8-inch)



3D Sensing/LiDAR

Motivation

Quick VCSELs (QuickSELs)

Device Qualification

Wafer-Scale Analysis

Conclusion

Pulsed current source
& oscilloscope

CW source-measure
unit

Calibrated power
meter


Integrating sphere

Low noise
spectrograph

High-resolution
spectrometers

Fibre tap

Chuck temperature
control (up to 200°C)





Device Qualification



Adapt QuickSEL device structure **to allow wafer-scale analysis** of anti-phase structures and structures on semi-insulating substrates

QuickSEL Device Variations



Market	Requirements	Growth	Device	Where?
Sensing/LiDAR	High-power	Doped substrate	Global N	[1]
Atomic clocks/magnetometers	Single-mode Narrow linewidth	Anti-phase cap	Phase Cap-Etch	This work
Datacom	High-frequency modulation	Semi-insulating substrate	Co-Planar N	This work

[1] "VCSEL Quick Fabrication for Assessment of Large Diameter Epitaxial Wafers," IEEE Phot. J, 14, 3, 1-10, (2022), doi:10.1109/JPHOT.2022.3169032.

Phase Cap-Etch QuickSEL



Phase Cap-Etch QuickSEL





QuickSEL Device Variations



Market	Requirements	Growth	Device	Where?
Sensing/LiDAR	High-power	Doped substrate	Global N	[1]
Atomic clocks/magnetometers	Single-mode Narrow linewidth	Anti-phase cap	Phase Cap-Etch	This work
Datacom	High-frequency modulation	Semi-insulating substrate	Co-Planar N	This work

[1] "VCSEL Quick Fabrication for Assessment of Large Diameter Epitaxial Wafers," IEEE Phot. J, 14, 3, 1-10, (2022), doi:10.1109/JPHOT.2022.3169032.



Co-Planar N-Contact QuickSEL





Co-Planar N-Contact QuickSEL



Co-Planar N-Contact QuickSEL



Co-Planar N-Contact QuickSEL



Motivation



Quick VCSELs (QuickSELs)

Device Qualification



Wafer-Scale Analysis

Conclusion



Wafer-Scale Analysis – λ




Wafer-Scale Analysis – J_{th}





Wafer-Scale Analysis – J_{th}





Wafer-Scale Analysis – Gain Peak Detuning




200 mm Wafer Development



VCSELs on Germanium (thermal performance vs GaAs)




VCSEL Product Development Cycle



2 – 3 MONTHS FOR FEEDBACK
ON EPITAXIAL STRUCTURE

VCSEL Product Development Cycle



2 – 3 month cycle for feedback to epitaxy is **halved**

Conclusion

Quick VCSELs (QuickSELs) which work for sensing/LiDAR, atomic clocks & magnetometers, and datacom applications

Total device processing time varies between 24 – 30 hours
(versus 24 hours per mask layer)

Significantly reduces time required for feedback of VCSEL performance to epitaxy




Acknowledgements

Device fabrication was carried out by the European Regional Development Fund (ERDF)-funded Institute for Compound Semiconductors (ICS) at Cardiff University.

This work was supported in part by:

- Engineering and Physical Sciences Research Council (EPSRC) Future Compound Semiconductor Manufacturing Hub, under Grant EP/P006973/1
- European Regional Development Fund through SMART Expertise Project ATLAS, under Grant 82371.
- UKRI Strength in Places Fund, under Project 107134.
- Innovate UK QFoundry project.





Engineering and
Physical Sciences
Research Council

bakerj19@cardiff.ac.uk


EPSRC Future Compound Semiconductor Manufacturing Hub

Supplementary Info

QuickSEL – Initial Qualification



QuickSEL – Initial Qualification



In-Phase vs Anti-Phase

In-Phase

Upper
layers of
top DBR




•
•
•

Anti-Phase




•
•
•

In-Phase vs Anti-Phase



Advantageous for mode control

Phase Cap-Etch



From Haglund et al, IEEE PHOT. TECH. LET., 16, 2 (2004)

