


New workflows for resolving compound semiconductor defectivity issues using destructive and non-destructive electron microscopy techniques

Micah LeDoux

Regional Marketing Manager


April, 2023

 The world leader in serving science





Existing failure analysis solutions



Logic & Memory





Optoelectronics & Display Devices



Device Packaging




Power Devices & Compound Semiconductors



SiC/GaN - the perfect Power Device substrate choice?

Substrate Properties



SiC advantages





Higher voltage operation

Higher temperature operation & endurance

Higher frequency operation


... But SiC and GaN substrates have more defects and lower yields

SiC & GaN substrates = high defectivity = more analysis demands

	Sample Type	ROI	Solution Requirements
	 Substrate	Crystalline Defect	Process control & monitor
	 Patterned Wafer	Crystalline Defect + others	Crystalline Defect characterization
	 Device or Module	Large Physical Defects	Fast turnaround FA localization + analysis

Wafer Level Inspection


Epitaxial growth causes large number of wafer crystalline defects




Wafer Defect Analysis - Available Solutions

	Non-destructive	Sensitivity	Range of Applications	Throughput
TEM	Red	Green	Green	Red
Defect Etch	Red	Yellow	Red	Red
XRD	Yellow	Red	Yellow	Red
In-line fab wafer inspection	Green	Green	Red	Green
ECCI	Green	Green	Green	Yellow

Wafer Defect Analysis - ECCI



Apreo SEM
Wafer Navigation
Set ECCI Imaging conditions



Automated large area
sample Imaging using
MAPS



Final Output:
Operator Identifies crystalline
defect density and classification


Apreo ECCI fully characterizes high defect density wafers

Failure Analysis


EFA to PFA

Power Devices present unique FA challenges

Logic & Memory FA



Power Device FA



EFA to PFA Workflow for Power Devices



Thermal Fault Isolation



Delayering



HV OBIRCH



Cross Sectioning /
(S)TEM Analysis




Coarse Fault
Localization

Sample
Preparation


Fine Fault
Localization

Characterization
and Analysis


Coarse Fault Localization



Sample Preparation (for fine localization)




Site-Specific Delayering



Device still functions after
PFIB delayering




Fine Fault Localization



Defect is localized to the nm scale– can now go to PFA



FA/Characterization & Analysis



Compound semiconductor FA workflows continue to evolve



Thermal Fault Isolation



Delayering



HV OBIRCH



Cross Sectioning /
(S)TEM Analysis



ELITE VX




Helios 5 PFIB



Meridian S



Helios 5 CX & Talos F200E



References

Application Notes:

- [Crystalline Defect Characterization in Compound Semiconductors](#)
- [Wide Bandgap Power Devices Failure Analysis](#)

Blog:

- [Power Semiconductor Devices - Electrical Failure Analysis - Blog](#)

Webinar:

- [Understanding crystalline defects in compound semiconductors using electron channeling contrast imaging](#)

Thank You